Chapter 2: Getting Started
8B10B Encoder /Decoder Walkthrough
Table 2–1 describes the generated files and other files that may be in your project
directory. The names and types of files specified in the summary vary based on
whether you created your design with VHDL or Verilog HDL.
Table 2–1. Generated Files (Note 1)
2–5
Filename (2)
< variation name > .bsf
< variation name >. cmp
< variation name >. html
< variation name > .v
< variation name > .vo
< variation name >_ bb.v
< variation name >_ constraints.tcl
< variation name >_ enc8b10b.ocp
< variation name >_ enc8b10b.v
< variation name > _run_modelsim.tcl
< variation name > _tb.v
Description
Quartus II symbol file for the MegaCore function
variation. You can use this file in the Quartus II block
diagram editor.
VHDL component declaration file
The MegaCore function report file.
A MegaCore function variation file, which defines a
Verilog HDL top-level description of the custom
MegaCore function. Instantiate the entity defined by this
file inside of your design. Include this file when compiling
your design in the Quartus II software.
Verilog HDL IP functional simulation model.
Verilog HDL black-box file for the MegaCore function
variation. Use this file when using a third-party EDA tool
to synthesize your design.
Tool command language (tcl) script used to set
constraints.
An OpenCore Plus file, needed for time-limited or tethered
hardware evaluation.
Verilog HDL RTL for this MegaCore function variation.
A Tcl script to automate the process of running the
provided demo testbench with the IP functional
simulation model.
A Verilog HDL module with the top-level demo testbench
for the core.
Notes to Table 2–1 :
(1) These files are variation dependent, some may be absent or their names may change.
(2) < variation name > is a prefix variation name supplied automatically by the MegaWizard interface.
(3) If you choose the decoder mode, the file name is <variation name> _ dec8b10b .
Set Constraints
The 8B10B Encoder/Decoder MegaCore function variations include a tool command
language (Tcl) script. Use this Tcl script to constrain your design.
To run the Tcl script in the Quartus II software, in a Win32 operating system, follow
either of these sets of steps:
1. Select TCL Scripts (Tools menu).
2. Select the applicable Tcl file for your variation:
< variation name >_ constraints. tcl
3. Click Run .
or
May 2011
Altera Corporation
8B10B Encoder/Decoder MegaCore Function User Guide
相关PDF资料
IP-FFT IP FFT/IFFT
IP-FIR IP FIR COMPILER
IP-NCO IP NCO COMPILER
IP-NIOS IP NIOS II MEGACORE
IP-PCI/MT64 IP PCI 64BIT MASTER/TARGET
IP-PCIE/8 IP PCI EXPRESS, X8
IP-POSPHY4 IP POS-PHY L4
IP-RIOPHY IP RAPID I/O
相关代理商/技术参数
IPEH-002021E 制造商:Phytec 功能描述:PCAN-USB
IPF039N03L G 功能描述:MOSFET N-CH 30V 50A 3.9mOhms RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube
IPF039N03LG 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:OptiMOS?3 Power-Transistor Features Fast switching MOSFET for SMPS
IPF04N03LA 功能描述:MOSFET N-CH 25V 50A DPAK RoHS:否 类别:分离式半导体产品 >> FET - 单 系列:OptiMOS™ 标准包装:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道,金属氧化物 FET 特点:逻辑电平门 漏极至源极电压(Vdss):200V 电流 - 连续漏极(Id) @ 25° C:18A 开态Rds(最大)@ Id, Vgs @ 25° C:180 毫欧 @ 9A,10V Id 时的 Vgs(th)(最大):4V @ 250µA 闸电荷(Qg) @ Vgs:72nC @ 10V 输入电容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安装类型:通孔 封装/外壳:TO-220-3 整包 供应商设备封装:TO-220FP 包装:管件
IPF04N03LA G 功能描述:MOSFET N-CH 25V 50A DPAK RoHS:是 类别:分离式半导体产品 >> FET - 单 系列:OptiMOS™ 标准包装:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道,金属氧化物 FET 特点:逻辑电平门 漏极至源极电压(Vdss):200V 电流 - 连续漏极(Id) @ 25° C:18A 开态Rds(最大)@ Id, Vgs @ 25° C:180 毫欧 @ 9A,10V Id 时的 Vgs(th)(最大):4V @ 250µA 闸电荷(Qg) @ Vgs:72nC @ 10V 输入电容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安装类型:通孔 封装/外壳:TO-220-3 整包 供应商设备封装:TO-220FP 包装:管件
IPF04N03LAG 功能描述:MOSFET N-Channel MOSFET 20-200V RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube
IPF04N03LBG 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:OptiMOS㈢2 Power-Transistor
IPF050N03LG 功能描述:MOSFET N-Channel MOSFET 20-200V RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube